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The Block Plan Problem 
A Graphtheoretic Approach 
U . J. NlEMINEN 
A block plan graph is a planar one and the paper concentrates on the case of a block plan graph 
having perpendicular corners only. An algebraic criterion is defined for the planarity condition 
and the problem to find an optimal planar block plan graph is solved by integer linear program-
ming. 
1. INTRODUCTION 
The design of a block plan layout is a speciefied case of facility planning. A block plan 
is a diagrammatic representation of a facility showing internal partitions and al-
location of area to various departments. In this paper we shall concentrate on the 
case, where the departments have perpendicular corners only. A block plan can be 
described as a planr graph, and in the restricted case of this paper the planarity of the 
graph can be expressed in the form of a set of linear equations. If the graph is non-
planar, an optimal planar graph can be found by integer linear programming or by 
pseudo-boolean programming. In particular, the solution procedure of this paper is 
of interest to the design of a block plan layout in a single story building. 
In the second section of this paper we shall recall a set of basic graphtheoretic 
concepts, and in the third we shall present the problem formulation. The fourth 
section contains a solution procedure, and in the fifth section an example and some 
remarks shall be given. 
This paper is mainly based on the work [7] of Seppanen and Moore. 
2. BASIC CONCEPTS 
An unordered graph G, briefly graph G, is a pair (V(G), E(G)) of sets, where 
V(G) = {x, y, z,...} is the set of vertices in G and E(G) the set of its edges. £(G)is 
a subset of the unordered pairs of vertices in V(G), denoted by (x, y), x, y e V(G). 
366 A graph G has no loops if there are no edges from a vertex x to itself, and G has no 
multiple edges if (x, y) is the only edge connecting the vertices x and y in G. In the 
following we shall consider finite graphs without loops and multiple edges only. 
A path in a graph G is defined as a sequence z0, zu z 2 , . . . , zp of vertices in V(G) so 
that (z,_ l s z,) e E(G) for every value of i, i = 1, . . . , p. The length of the path is p. 
If z0 = zp, the path is called a circuit. Clearly a path and a circuit can be uniquely 
defined by their edges. A path is elementary, if it visits each of its vertices only once. 
A graph G is connected, if there is a path connecting any two vertices x and y of G. 
A graph G is said to be nonseparable, if the removing of an edge or of a vertex 
from G does not disconnect G. 
Fig. 1. \ _ _ _ ^ ~ - ^ 
Every graph G is uniquely described by its associated n x n matrix M = [m*,], 
called adjacency matrix, where mxy = 1, if (x, y) e E(G), and mxy = 0 otherwise. 
A graph is said to be planar, if it can be so mapped onto a plane that no two edges 
of it intersect. Figure 1 illustrates a planar graph. If an additional edge, like (y, z), 
were to be added, the graph would no longer have this property. 
A face of a planar graph G is an area of the plane bounded by edges of the graph, 
and which contains neither edges nor vertices in its interior. The contour of a finite 
face is the circuit formed by the edges which surround it. Note that every planar 
graph has exactly one unbounded face, which is the infinite face. 
Fig. 2. 
Consider a planar graph G having the faces {fs: s = 1, . . . , q}, with the infinite 
face included. Let us associate a point xs within each face. We define the dual graph 
DG of G to be made up of these points as vertices and any two vertices being joined 
by an edge whenever their corresponding faces in G are bounded by a common 
edge, i.e., if the faces are adjacent. Figure 2 illustrates this relationship with the planar 
graph G shown with heavy lines. 
Let x be a vertex of a graph G. The incidence set of x in G, denoted by E(G, x), is 
the following 
E(G, x) = {(x, y):ye V(G)} . 
From a planar graph and its dual it can be directly verified that the number of 
edges in both graphs is the same, while the numbers of vertices and faces are inter-
changed. Also the number of edges contained by the contour of a face/s in G is the 
number of edges in the incidence set V(DG, XS). 
A graph is known to be planar if and only if it has a dual. An equivalent form to 
the statement above has been given by S. MacLane [6] and Lemma 1 below is a modi-
fication of his results (see e.g. Busacker and Saaty [3] and Dunn and Chan [4]). 
Lemma 1. Given a nonseparable, unordered, connected graph G of n edges and m 
vertices having %? as the family of all its elementary circuits, <€ = {C1; C2, ..., C,}, 
where every C, eW is expressed by the edges forming it. G is planar if and only if 
there is a graph G' so that the following conditions hold: 
(i) There is a one-to-one mapping between the edges of G and G'. 
(ii) There is a subfamily <&' a <€ of n - m + 2 circuits so that under the map-
ping h every circuit Cre^ corresponds to an incidence set V(G', xr) and vice versa, 
r = 1, ..., n — m +2. 
Lemma 1 is a reformulation of Theorem 1 in [4]. Clearly C in Lemma 1 is the 
dual of G. The solution procedure below is based on this lemma. 
3. THE PROBLEM FORMULATION 
We can consider a block plan (e.g. in Figure 3) as a graph as follows (Seppanen 
and Moore [7]). Each corner point in the plan, where at least three departments 
meet, is taken as a vertex of the graph. Note that the infinite face may appear as one 
of the three. The edges of a block plan graph are those pairs of vertices, which are 
connected by a wall. The corners, where only two departments meet, are not vertices. 
Defined in this manner, it can be seen that the block plan layout can be considered 
as a planar graph and the knowledge provided by graph theory can be applied. 
The concept of duality defined as above is directly applicable to the design of 
a block plan layout. If G is the block plan graph, the dual DG can be thought of as 
representing the adjacency relationships among the departments as shown in Figure 4. 
Hence the graph DG is called a relationship diagram (Seppanen and Moore [7]). 
Assume that a relationship diagram RD, or the corresponding adjacency matrix, 
defining all the departmental adjacency requirements of the block plan graph, is 
given. A planar block plan graph G corresponding to the given RD exists if and only 
if RD is planar. Besides, RD = DG. Unfortunately, often in practical problems the 
graph RD is nonplanar and hence no block plan graph, which would satisfy all the 
desired adjacencies, exists. It implies that some of the desired adjacencies must be 
abandoned in order to obtain a planar block plan graph. 
Fig. 3. 
Let X be such a set of edges in RD, deletion of which makes RD planar. Following 
Seppanen and Moore we call X a resolving set. A resolving set X is minimal, if any 
of its proper subset does not have this property. A minimal resolving set X is a mini-
mum resolving set, if there is no resolving set X' in RD having a fewer number of 
Fig. 4. 
edges than X. For every resolving set Xt of RD, the graph RDt = (V(RD), E(RD) -
- Xi) is planar and determines thus a solution to the block plan layout design 
problem. In the following we consider a way to determine the minimum resolving 
set X of RD in the case, where the departments of the block plan graph have perpen-
dicular corners. 
4. A SOLUTION PROCEDURE 369 
If the departments in the block plan graph G have perpendicular corners only, 
i.e. V(G, xs) contains at most four edges for every xs e V(G), the contours of the faces 
in DG contain at most four edges. According to the definition of a block plan graph G, 
for every xs e V(G) V(G, xs) contains at least three edges. Hence the family 3F of the 
faces of DG is contained by the family <€3 u # 4 of all the elementary circuits of length 
three and four in DG. In the following we construct a systematic way to find the fami-
ly J* of faces among the circuits of the family (S3 u ^ 4 . The method presented here 
is a slight modification of that proposed by Dunn and Chan in their paper [4]. 
In what follows we assume that the graph RD is nonseparable. The assumption is 
realistic, as we shall below show, and necessary for the application of Lemma 1. 
Let the number of edges in E(RD) be n and let a family -f34, contain all vectors 
Vr = (url, ur2, ur3,..., ur„) each of which represents a circuit of the family <€3 u ^ 
of RD, r = 1, . . . . fc. Every C , e # 3 u ^ 4 is expressed by its edges. In Vr, urJ = 1, 
if the edge corresponding to index j belongs to the circuit represented by Vr, in other 
cases urJ = 0. 
One edge of a graph without loops joins exactly two vertices. This trivial observa-
tion and Lemma 1 give the following criteria for the planarity of a graph RD. A graph 
RD is planar and J^ a <$3 u # 4 if and only if there is a set of coefficients alf a2, a3,... 
..., ak, ar = 0, 1 so that the vector sum of the vectors arVr, Vr e f 34, is a vector con-
taining only twos, i.e. 
(1) ' f a y , = J"a r(u r l , ur2,..., urn) = (2, 2 , . . . , 2 ) . 
r = l r = l 
If (1) is valid, then clearly all the circuits Cri, Cri, ..., Crq e
 (€3 u < 4̂ for which the 
coefficients ari, ari,..., arg have the value 1 in (1) are the circuits of subfamily <%' 
in Lemma 1. 
(1) can be expressed in an other but equivalent form 
(2) axuxl + a2u21 + a3u31 + ... + akukl = 2 , 
uxul2 + a2u22 + a3w32 + ... + akuk2 = 2 , 
atuu + a2u2„ + a3u3„ + .. . + akuk„ = 2 , 
giving the base to find a minimum resolving set in the case of a nonplanar RD. 
If RD is nonplanar and if an edge j belongs to a resolving set, then the removing 
of j from RD implies that all the circuits of CS3 u ^ 4 containing edge ; must be aban-
doned. This will happen by putting the sum corresponding to j in (2) equal to zero, 
i.e. fljt/iy + a2u2J + a3u3J + ... + akukJ = 0. If simultaneously the other sums 
in (2) equals to two, the graph (V(RD), E(RD) - j) is planar and & <= <#3 u ^ 4 . The 
operations above can be performed systematically, if we choose n new variables 
bu b2,..., b„, and write the calculation scheme into the form of a linear programming 
scheme. We obtain the following scheme: 
maximize 
(3) Cjfr. + c2b2 + c3b3 + ... + c„b„ 
with subject to 
(4) axuu + a2u2l + ... + akukl - 2bx = 0 , 
atul2 + a2u22 + ... + akuk2 - 2b2 = 0 , 
axuln + a2u2„ + ... + akuk„ — 2b„ = 0 , 
and 
(5) a, =0,\, r = {,...,k, 
bp = 0,\, p = l , . . . , n . 
If an edge j belongs to the resolving set given by the scheme above, the correspon-
ding variable bj has the value 0, whence axuXi + a2u2J + a3u3j + . . . + akukj = 0 
as presupposed above. 
The non-negative numbers cu c2, c3,..., c„ are assigned to the edges according to 
the relative intensity of interrelations between two departments in the plan. If the 
values of the coefficients c1; c2,..., c„ are chosen so that the value of every sum of m 
coefficients is less than the value of any sum of m + 1 coefficients, the variables 
bJi = bj2 = bj3 = ... = bJt = 0 given by the scheme above define a minimum 
resolving set X = {,?',. ; ' 2 , j 3 ,/,}. 
Clearly the graph RD can be so constructed that it is nonseparable. If the removing 
of an edge j from RD would produce a separating edge, say g, g necessarily belongs 
merely to the elementary circuits of length three and four containing j . Hence the 
removing of j always implies removing of g and the two disjoint subgraphs thus 
obtained do not contain any separating edges. If a graph (V(RD), E(RD) — Z), 
where Z is a set of edges, contains a separating vertex y, the scheme described by 
(3), (4), and (5) considers it as two disjoint graphs, and hence y does not imply any 
consfusion. 
It is worth noting that the removing of an edge j from RD produces no new circuits 
of length three and four. Hence the scheme of (3), (4), and (5) determines a family J5" 
of faces, #" c c€3 u ^ 4 , if such exists. 
5. AN EXAMPLE AND SOME REMARKS 
Consider the graph RD in Figure 5 (Seppiinen and Moore). The following elementary circuits 
of length three and four expressed by their edges can be found: 
<€3 = {C. = {b, i, k}, C2 = {e, k, /} , C3 = {f,j, k], C4 = {c, d, /}, C5 = {c,j, m}}, 
<ź?4 =. {c 6 = {a,f, g, i}, C7 = {a, b, g,j}, C8 = {a, b, h, /}, C9 = {a, e, h, i}, 
C10 = {Ь, e, i, 1}, С „ = {/>,/, i,j}, C12 = {c, d, e, /c}, C13 = {j, g, h, /}, 
С 1 4 = {e,/,7, /}, C15 = {d, e,f, m}, C16 = {c,f, k, m}, C17 = {d, g, h, m}, 
C18 = {d,7,/,m}, C19 = { e , L đ , / г } } . 
Fig. 5. 
The vectors of family ^ " 3 4 representing the elementary circuits of
 <ii u ^ 4 have been collected 
to the following matrix: 
(6) d e f g h i j k l m 
V, ~0 1 0 0 0 0 0 0 1 0 1 0 0" 1 
v2 0 0 0 0 1 0 0 0 0 0 1 1 0 2 
vг 0 0 0 0 0 1 0 0 0 1 1 0 0 3 
v* 0 0 1 1 0 0 0 0 0 0 0 1 0 4 
v5 0 0 1 0 0 0 0 0 0 1 0 0 1 5 
v6 1 0 0 0 0 1 1 0 1 0 0 0 0 6 
v, 1 1 0 0 0 0 1 0 0 1 0 0 0 7 
v8 1 1 0 0 0 0 0 1 0 0 0 1 0 8 
v9 1 0 0 0 1 0 0 1 1 0 0 0 0 9 
v10 0 1 0 0 1 0 0 0 1 0 0 1 0 10 
vľl 0 1 0 0 0 1 0 0 1 1 0 0 0 11 
v12 0 0 1 1 1 0 0 0 0 0 1 0 0 12 
Viг 0 0 0 0 0 0 1 1 0 1 0 1 0 13 
v1A 0 0 0 0 1 1 0 0 0 1 0 1 0 14 
v15 0 0 0 1 1 1 0 0 0 0 0 0 1 15 
v16 0 0 1 0 0 1 0 0 0 0 1 0 1 16 
v17 0 0 0 1 0 0 1 1 0 0 0 0 1 17 
v18 0 0 0 1 0 0 0 0 0 1 0 1 1 18 
v19 0 0 0 0 1 1 1 1 0 0 0 0 0 19 
1 2 3 4 5 6 7 8 9 10 11 12 13 
By a calculation or by the method given by Dunn and Chan in [4] one can see that there is no 
family &', & a e€3 u tf^, and hence RD is nonplanar. According to (3), (4), and (5), we obtain 
the following linear programming scheme, where ct = c2= . . . = c13 = 1. In the scheme the 
equations in (4') correspond to the columns of matrix (6): 
maximize 
(3') fe. + b2 + b3 + bA + b5 + b6 + b1 + b8 + b9 + bl0 + bn + b12 + bl3 




a6 + a7 + as + a9 - 2ЪX = 0 , 
ax + a7 + a8 + a10 + a n - 2b2 = 0 , 
a4 + a5 + al2 + a16 - 2b3 = 0 , 
a 4 + a12 + a15 + a 1 7 + a 1 8 - 2ЪA = 0 , 
a2 + a9 + a10 + d12 + a 1 4 + a15 + a19 — 2b5 = 0 , 
a3 + a6 + a n + a 1 4 + a15 + a16 + a19 - 2b6 = 0 , 
a6 + a-, + a13 + a 1 7 + a19 - 2b-, = 0 , 
a 8 + a9 + aлз + a^-, + a19 - 2b8 = 0, 
ax + a6 + a9 + a10 + a n — 2b9 = 0 , 
űз + я5 + a7 + ű п + a13 + a 1 4 + a18 - 2Ь1 0 = 0, 
aj + a2 + a3 + a12 + a16 - 2bn = 0 , 
a2 + a 4 + a8 + a10 + a13 + a 1 4 + . a 1 8 - 2Ь1 2 = 0 , 
a5 + a15 + a16 + aлl + a18 - 2Ъ13 = 0 , 
ar = 0, 1, r = 1,2, . . . ,19, 








A calculation shows that, if b8 — 0, then the values a± = a2= aA= a5 = a6 = a7 — 1 5 = 1, 373 
a3 = «8 = a9 = "10 = a \ \ = a\2= a\3 = a 1 4 = °16 = °17 = a\ 8 = «19 = 0, b^ = b2~ 
= b3 = bA = bs = b6 = b-j — b9 = b]0 = bt 1 = b12 = b13 = 1 satisfy (4') and (5'), and 
hence X = {/;} is a minimum resolving set. The corresponding graph RD' = (V(RD), E(RD) — h) 
and its dual are given in Figure 6. 
The method to solve a block plan design problem presented here needs an efficient 
method to enumerate all the elementary circuits of length three and four in RD. It is 
very difficult to say, if there exists any efficient method, but we would recommend the 
Latin multiplication (see e.g. [5], pp. 188-192) and the methods proposed by C. 
Benzaken in his papers [1] and [2]. As pointed out by Dunn and Chan in [4], the 
way proposed here can be applied to the case where J5" c <<f3 u ^ 4 u . . . u
 <£m-l 
as well, but then the constraint set (4) may have an unpractical large number of 
variables aT. 
Finally we list some rather good properties of the method considered above: 
— The planarity test can be expressed in the form of a set of linear equations. 
— A minimum resolving set can be determined. 
— The method allows to use unequal weights cu c2, ..., c„. 
— The final block plan graph can directly be drawn by the incidence sets defined 
by the variables ari = ar- — ar2 = . . . = aTq = 1. 
(Received February 9, 1973.) 
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